CSC 2224: Parallel Computer Architecture and Programming DRAM. Part 2

Prof. Gennady Pekhimenko
University of Toronto
Fall 2020

The content of this lecture is adapted from the slides of Vivek Seshadri, Donghyuk Lee, Yoongu Kim, and lectures of Onur Mutlu @ ETH and CMU

Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture

Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, Onur Mutlu


Published in the proceedings of 19th IEEE International Symposium on

High Performance Computer Architecture 2013


DRAM Stores Data as Charge

Three steps of charge movement

- 1. Sensing
- 2. Restore
- 3. Precharge



DRAM Charge over Time



Why does DRAM need the extra timing margin?


Two Reasons for Timing Margin

1. Process Variation

- DRAM cells are not equal
- Leads to extra timing margin for cells that can store large amount of charge

2. Temperature Dependence

DRAM Cells are Not Equal



Two Reasons for Timing Margin


1. Process Variation

- DRAM cells are not equal
- Leads to extra timing margin for cells that can store large amount of charge

2. Temperature Dependence

- DRAM leaks more charge at higher temperature
- Leads to extra timing margin when operating at low temperature

Charge Leakage ∝ **Temperature**



Cells store small charge at high temperature

and large charge at low temperature

→ Large variation in access latency

DRAM Timing Parameters


- DRAM timing parameters are dictated by the worst case
 - The smallest cell with the smallest charge in all DRAM products
 - Operating at <u>the highest temperature</u>

- Large timing margin for the common case
 - → Can lower latency for the common case


DRAM Testing Infrastructure












FPGAs

Obs 1. Faster Sensing



More charge

Strong charge flow

Faster sensing

115 DIMM characterization

Timing (tRCD)


17% ↓

No Errors

Typical DIMM at Low Temperature

→ More charge → Faster sensing

Obs 2. Reducing Restore Time



Larger cell &
Less leakage →
Extra charge

No need to fully restore charge

115 DIMM characterization

Read (tRAS)

37% ↓

Write (tWR)


54% ↓


No Errors

Typical DIMM at lower temperature

→ More charge → Restore time reduction

Obs 3. Reducing Precharge Time





Precharge? — Setting bitline to half-full charge

Obs 3. Reducing Precharge Time

Not fully precharged > strong sensing

Empty (0V)
bitline

115 DIMM characterization

Timing (tRP)

35% ↓

No Errors


Typical DIMM at Lower Temperature

→ More charge → Precharge time reduction

Adaptive-Latency DRAM

- Key idea
 - Optimize DRAM timing parameters online
- Two components
- DRAM manufacturer profiles multiple sets of reliable DRAM timing parameters different temperatures for each DIMM
 - System monitors DRAM temperature uses appropriate
 DRAM timing parameters

Real System Evaluation



AL-DRAM provides high performance improvement, greater for multi-core workloads

Summary: AL-DRAM

- Observation
 - DRAM timing parameters are dictated by the worst-case cell (smallest cell at highest temperature)
- Our Approach: Adaptive-Latency DRAM (AL-DRAM)
 - Optimizes DRAM timing parameters for the common case (typical DIMM operating at low temperatures)
- Analysis: Characterization of 115 DIMMs
 - Great potential to *lower DRAM timing parameters* (17 54%) without any errors
- Real System Performance Evaluation
 - Significant performance improvement (14% for memory-intensive workloads) without errors (33 days)

Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case

Donghyuk Lee, Yoongu Kim, Gennady Pekhimenko, Samira Khan, Vivek Seshadri, Kevin Chang, and Onur Mutlu Published in the proceedings of 21st

International Symposium on High Performance Computer Architecture 2015

Outline

- 1. What is DRAM?
- 2. DRAM Internal Organization
- 3. Problems and Solutions
 - Latency (Tiered-Latency DRAM, HPCA 2013;
 Adaptive-Latency DRAM, HPCA 2015)
 - Parallelism (Subarray-level Parallelism, ISCA 2012)

Parallelism: Demand vs. Supply


Demand


Supply

Out-of-order Execution

Multi-cores








Multiple Banks

Prefetchers

Increasing Number of Banks?




Adding more banks → Replication of shared structures

Replication → Cost

How to improve available parallelism within DRAM?


Our Observation

Local to a subarray




Time

Subarray-Level Parallelism



Subarray-Level Parallelism: Benefits




Subarray-Level Parallelism

Results Summary



Subarray-Level Parallelism



A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM

Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Liu, Onur Mutlu

Published in the proceedings of 39th

International Symposium on Computer Architecture 2012

CSC 2224: Parallel Computer Architecture and Programming Advanced Memory

Prof. Gennady Pekhimenko
University of Toronto
Fall 2020


The content of this lecture is adapted from the slides of Vivek Seshadri, Yoongu Kim, and lectures of Onur Mutlu @ ETH and CMU

Review #5

Flipping Bits in Memory Without Accessing Them

Yoongu Kim et al., ISCA 2014

Review: Memory Latency Lags Behind



Memory latency remains almost constant


We Need A Paradigm Shift To ...

Enable computation with minimal data movement

Compute where it makes sense (where data resides)

Make computing architectures more data-centric

Processing Inside Memory



- Many questions ... How do we design the:
 - compute-capable memory & controllers?
 - processor chip?
 - Software and hardware interfaces?
 - system software and languages?
 - algorithms?

Problem

Algorithm

Program/Language

System Software

SW/HW Interface


Micro-architecture

Logic

Povices

Electrons

Why In-Memory Computation Today?



- Pull from Systems and Applications
 - Data access is a major system and application bottleneck
 - Systems are energy limited
 - Data movement much more energy-hungry than computation

Two Approaches to In-Memory Processing


- 1. Minimally change DRAM to enable simple yet powerful computation primitives
 - RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data (Seshadri et al., MICRO 2013)
 - Fast Bulk Bitwise AND and OR in DRAM (Seshadri et al., IEEE CAL 2015)
 - Gather-Scatter DRAM: In-DRAM Address Translation to Improve the Spatial Locality of Non-unit Strided Accesses (Seshadri et al., MICRO 2015)
- 2. Exploit the control logic in 3D-stacked memory to enable more comprehensive computation near memory
 - PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture (Ahn et al., ISCA 2015)
 - A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing (Ahn et al., ISCA 2015)
 - Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, <u>Evaluation</u> (Hsieh et al., ICCD 2016)

Approach 1: Minimally Changing DRAM


- DRAM has great capability to perform bulk data movement and computation internally with small changes
 - Can exploit internal bandwidth to move data
 - Can exploit analog computation capability
 - **–** ..
- Examples: RowClone, In-DRAM AND/OR, Gather/Scatter DRAM
 - RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data (Seshadri et al., MICRO 2013)
 - Fast Bulk Bitwise AND and OR in DRAM (Seshadri et al., IEEE CAL 2015)
 - Gather-Scatter DRAM: In-DRAM Address Translation to Improve the Spatial Locality of Non-unit Strided Accesses (Seshadri et al., MICRO 2015)

Starting Simple: Data Copy and Initialization

Bulk Data Copy



Bulk Data Initialization



Bulk Data Copy and Initialization

The Impact of Architectural Trends on Operating System Performance

Mendel Rosenblum, Edouard Bugnion, Stephen Alan Herrod,

Hardware Support for Bulk Data Movement in Server Platforms

Li Zhao[†], Ravi Iyer[‡] Srihari Makineni[‡], Laxmi Bhuyan[†] and Don Newell[‡]

Department of Computer Science and Engineering, University of California, Riverside, CA 92521

Email: {zhao, bhuyan}@cs.ucr.edu

Communications Technology Lab Intel-Communications Technology Lab Intel-Communications

Architecture Support for Improving Bulk Memory Copying and Initialization Performance

Xiaowei Jiang, Yan Solihin Dept. of Electrical and Computer Engineering North Carolina State University Raleigh, USA Li Zhao, Ravishankar Iyer Intel Labs Intel Corporation Hillsboro, USA

Bulk Data Copy and Initialization

memmove & memcpy: 5% cycles in Google's datacenter [Kanev+ISCA'15]






VM Cloning Deduplication



Page Migration




Today's Systems: Bulk Data Copy



1046ns, 3.6uJ (for 4KB page copy via DMA)


Future Systems: In-Memory Copy




4) No unwanted data movement

→ 90ns, 0.04uJ


RowClone: In-DRAM Row Copy



RowClone: Intra-Subarray




RowClone: Intra-Subarray (II)



- 1. Activate src row (copy data from src to row buffer)
- 2. Activate dst row (disconnect src from row buffer, connect dst – copy data from row buffer to dst)


RowClone: Inter-Bank




Overlap the latency of the read and the write 1.9X latency reduction, 3.2X energy reduction

Generalized RowClone

0.01% area cost



RowClone: Fast Row Initialization



Fix a row at Zero (0.5% loss in capacity)


RowClone: Bulk Initialization

- Initialization with arbitrary data
 - Initialize one row
 - Copy the data to other rows
- Zero initialization (most common)
 - Reserve a row in each subarray (always zero)
 - Copy data from reserved row (FPM mode)
 - 6.0X lower latency, 41.5X lower DRAM energy
 - 0.2% loss in capacity


RowClone: Latency & Energy Benefits

Zero


Copy



Copy and Initialization in Workloads



RowClone: Application Performance



End-to-End System Design

Application

Operating System

ISA

Microarchitecture

DRAM (RowClone)

How to communicate occurrences of bulk copy/initialization across layers?

How to ensure cache coherence?

How to maximize latency and energy savings?

How to handle data reuse?

Ambit

In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology

Vivek Seshadri

Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, Todd C. Mowry

SAFARI Carnegie Mellon (intel)









Executive Summary

- Problem: Bulk bitwise operations
 - present in many applications, e.g., databases, search filters
 - existing systems are memory bandwidth limited
- Our Proposal: Ambit
 - perform bulk bitwise operations completely inside DRAM
 - bulk bitwise AND/OR: simultaneous activation of three rows
 - bulk bitwise NOT: inverters already in sense amplifiers
 - less than 1% area overhead over existing DRAM chips
- Results compared to state-of-the-art baseline
 - average across seven bulk bitwise operations
 - 32X performance improvement, 35X energy reduction
 - 3X-7X performance for real-world data-intensive applications




Today, DRAM is just a storage device!




Throughput of bulk bitwise operations limited by available memory bandwidth

Our Approach





Use analog operation of DRAM to perform bitwise operations completely inside memory!

Inside a DRAM Chip




DRAM Cell Operation







Triple-Row Activation: Majority Function



Bitwise AND/OR Using Triple-Row Activation



Bitwise AND/OR Using Triple-Row Activation



Bulk Bitwise AND/OR in DRAM

Statically reserve three designated rows t1, t2, and t3

Result = row A AND/OR row B

- 1. Copydatatefo6woAvto4row t1w t1
- 2. CopydatatefoowBxtoBrowt2w t2

3.

4.

5.

MICRO 2013

RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization

Vivek Seshadri Yoongu Kim Chris Fallin* Donghyuk Lee vseshadr@cs.cmu.edu yoongukim@cmu.edu cfallin@c1f.net donghyuk1@cmu.edu

Rachata Ausavarungnirun Gennady Pekhimenko Yixin Luo gpekhime@cs.cmu.edu yixinluo@andrew.cmu.edu

Onur Mutlu Phillip B. Gibbons† Michael A. Kozuch† Todd C. Mowry onur@cmu.edu phillip.b.gibbons@intel.com michael.a.kozuch@intel.com tcm@cs.cmu.edu

Carnegie Mellon University †Intel Pittsburgh

Bulk Bitwise AND/OR in DRAM


Statically reserve three designated rows t1, t2, and t3

Result = row A AND/OR row B


- 1. CopyRda/Calcone robate Aftro wo Autot 1 ow t1
- 2. CopyRda/Caone robata Bfto woBut t2ow t2
- 3. Initialize colation of dota tBrow 0310 0/1
- 4. Activate or wasts/t1/t2/t3 situated and eously
- 5. CopyRdwCacone robus tf/t2/t3/ta/Resulteration

Use RowClone to perform copy and initialization operations completely in DRAM!


Negation Using the Sense Amplifier



Negation Using the Sense Amplifier




Negation Using the Sense Amplifier



Ambit vs. DDR3: Performance and Energy

■ Performance Improvement ■ Energy Reduction



Integrating Ambit with the System

1. PCle device

Similar to other accelerators (e.g., GPU)

2. System memory bus

Ambit uses the same DRAM command/address interface

Pros and cons discussed in paper (Section 5.4)


Real-world Applications

- Methodology (Gem5 simulator)
 - Processor: x86, 4 GHz, out-of-order, 64-entry instruction queue
 - L1 cache: 32 KB D-cache and 32 KB I-cache, LRU policy
 - L2 cache: 2 MB, LRU policy
 - Memory controller: FR-FCFS, 8 KB row size
 - Main memory: DDR4-2400, 1 channel, 1 rank, 8 bank

Workloads

- Database bitmap indices
- BitWeaving –column scans using bulk bitwise operations
- Set operations comparing bitvectors with red-black trees


Bitmap Indices: Performance



Consistent reduction in execution time. 6X on average

Speedup offered by Ambit for BitWeaving select count(*) where c1 < field < c2</pre>

Number of rows in the database table




FLIPPING BITS IN MEMORY WITHOUT ACCESSING THEM ISCA 2014

Figure 1 to New york was a fine to the control of t

ROW HAMMER

DRAM CHIP



READ DATA FROM HERE, GET ERRORS OVER THERE

GOOGLE'S EXPLOIT

Project Zero

News and updates from the Project Zero team at Google

Monday, March 9, 2015

Exploiting the DRAM rowhammer bug to gain kernel privileges

"We learned about rowhammer from Yoongu Kim et al."

http://googleprojectzero.blogspot.com

GOOGLE'S EXPLOIT

OUR PROOF-OF-CONCEPT

EMPIRICAL ANALYSIS PROPOSED SOLUTIONS

REAL SYSTEM


MANY READS TO SAME ADDRESS



OPEN/CLOSE SAME ROW








1. CACHE HITS

2. ROW HITS

x86 CPU

DRAM

```
LOOP:
 mov(X), %reg
 mov (Y), %reg
 clflush (X)
 clflush (Y)
 jmp LOOP
```




http://www.github.com/CMU-SAFARI/rowhammer

WHY DO THE ERRORS OCCUR?


DRAM CELLS ARE LEAKY






DRAM CELLS ARE LEAKY





ROOT CAUSE?



COUPLING

- Electromagnetic
- Tunneling

ACCELERATES CHARGE LOSS

AS DRAM SCALES ...


- CELLS BECOME SMALLER
 Less tolerance to coupling effects
- CELLS BECOME PLACED CLOSER
 Stronger coupling effects


COUPLING ERRORS MORE LIKELY

1. ERRORS ARE RECENT Not found in pre-2010 chips

2. ERRORS ARE WIDESPREAD


>80% of chips have errors
Up to one error per ~1K cells






MOST MODULES AT RISK

A VENDOR




(37/43)

B VENDOR




(45/54)

C VENDOR



(28/32)

MODULES: • A B • C



MANUFACTURE DATE

DISTURBING FACTS

AFFECTS ALL VENDORS

Not an isolated incident Deeper issue in DRAM scaling


UNADDRESSED FOR YEARS

Could impact systems in the field

HOW TO PREVENT COUPLING ERRORS?


Previous Approaches

- 1. Make Better Chips: Expensive
- 2. Rigorous Testing: Takes Too Long



FREQUENT REFRESH ROW FEWER ERRORS ROW FEWER ERRORS ROW FEWER ERRORS ROW

ONE MODULE: OA DB 🔷 C



ACCESS INTERVAL (ns)

ONE MODULE: OA DB 🔷 C



REFRESH INTERVAL (ms)

TWO NAIVE SOLUTIONS

1. LIMIT ACCESSES TO ROW

Access Interval > 500ns


2. REFRESH ALL ROWS OFTEN

Refresh Interval < 11ms

LARGE OVERHEAD: PERF, ENERGY, COMPLEXITY

OUR SOLUTION: PARR

Probabilistic Adjacent Row Refresh



PARR: CHANCE OF ERROR

• NO REFRESHES IN N TRIALS Probability: 0.999^N

• N=128K FOR ERROR (64ms) Probability: $0.999^{128K} = 10^{-56}$

STRONG RELIABILITY GUARANTEE

STRONG RELIABILITY

 9.4×10^{-14} Errors/Year

LOW PERF OVERHEAD

0.20% Slowdown

NO STORAGE OVERHEAD

0 Bytes


RELATED WORK

- Security Exploit (Seaborn@Google 2015)
- Industry Analysis (Kang@SK Hynix 2014)
 "... will be [more] severe as technology shrinks down."
- Targeted Row Refresh (JEDEC 2014)
- DRAM Testing (e.g., Van de Goor+ 1999)
- Disturbance in Flash & Hard Disk

Emerging Memory Technologies

Limits of Charge Memory Difficult charge placement and control

- - Flash: floating gate charge
 - DRAM: capacitor charge, transistor leakage
- Reliable sensing becomes difficult as charge storage unit size reduces



Charge vs. Resistive Memories

- Charge Memory (e.g., DRAM, Flash)
 - Write data by capturing charge Q
 - Read data by detecting voltage V

- Resistive Memory (e.g., PCM, STT-MRAM, memristors)
 - Write data by pulsing current dQ/dt
 - Read data by detecting resistance R

Promising Resistive Memory

. Dechnologies

- Inject current to change material phase
- Resistance determined by phase

STT-MRAM


- Inject current to change magnet polarity
- Resistance determined by polarity

Memristors/RRAM/ReRAM

- Inject current to change atomic structure
- Resistance determined by atom distance

What is Phase Change Memory? Phase change material (chalcogenide glass) exists in two states:


- - Amorphous: Low optical reflexivity and high electrical resistivity
 - Crystalline: High optical reflexivity and low electrical resistivity





PCM is resistive memory: High resistance (0), Low resistance (1) PCM cell can be switched between states reliably and quickly

How Does PCM Work?

- Write: change phase via current injection
 - SET: sustained current to heat cell above Tcryst
 - RESET: cell heated above Tmelt and quenched
- Read: detect phase via material resistance
 - amorphous/crystalline








103

Opportunity: PCM Advantages • Scales better than DRAM, Flash

- - Requires current pulses, which scale linearly with feature size
 - Expected to scale to 9nm (2022 [ITRS])
 - Prototyped at 20nm (Raoux+, IBM JRD 2008)
- Can be denser than DRAM
 - Can store multiple bits per cell due to large resistance range
 - Prototypes with 2 bits/cell in ISSCC' 08, 4 bits/cell by 2012
- Non-volatile
 - Retain data for >10 years at 85C
- No refresh needed, low idle power

PCM Resistance → Value




Multi-Level Cell PCM

- Multi-level cell: more than 1 bit per cell
 - Further increases density by 2 to 4x [Lee+,ISCA'09]

- But MLC-PCM also has drawbacks
 - Higher latency and energy than single-level cell PCM


MLC-PCM Resistance → Value



MLC-PCM Resistance → Value

Less margin between values

- → need more precise sensing/modification of cell contents
 - → higher latency/energy (~2x for reads and 4x for writes)



Cell resistance


Phase Change Memory Properties

- Surveyed prototypes from 2003-2008 (ITRS, IEDM, VLSI, ISSCC)
- Derived PCM parameters for F=90nm

- Lee, Ipek, Mutlu, Burger, "Architecting Phase Change Memory as a Scalable DRAM Alternative," ISCA 2009.
- Lee et al., "Phase Change Technology and the Future of Main Memory," IEEE Micro Top Picks 2010.

Phase Change Memory Properties:

Latency
- Latency comparable to, but slower than DRAM



Typical Access Latency (in terms of processor cycles for a 4 GHz processor)

- - 50ns: 4x DRAM, 10-3x NAND Flash
- Write Latency
 - 150ns: 12x DRAM
- Write Bandwidth
 - 5-10 MB/s: 0.1x DRAM, 1x NAND Flash

Phase Change Memory Properties Dynamic Energy

- - 40 uA Rd, 150 uA Wr
 - 2-43x DRAM, 1x NAND Fla<mark>s</mark>h

Endurance

- Writes induce phase change at 650C
- Contacts degrade from thermal expansion/contraction
- 10⁸ writes per cell
- 10⁻⁸x DRAM, 10³x NAND Flash

Cell Size


- 9-12F² using BJT, single-level cells
- 1.5x DRAM, 2-3x NAND (will scale with feature size, I'ILC)

Phase Change Memory: Pros and

- Prospover DRAM
 - Better technology scaling (capacity and cost)
 - Non volatile → Persistent
 - Low idle power (no refresh)
- Cons
 - Higher latencies: ~4-15x DRAM (especially write)
 - Higher active energy: ~2-50x DRAM (especially write)
 - Lower endurance (a cell dies after $\sim 10^8$ writes)
 - Reliability issues (resistance drift)
- Challenges in enabling PCM as DRAM replacement/helper:
 - Mitigate PCM shortcomings
 - Find the right way to place PCM in the system

PCM-based Main Memory (I) How should PCM-based (main) memory be


Aranizado



- Hybrid PCM+DRAM [Qureshi+ ISCA'09, Dhiman+ DAC'09]:
 - How to partition/migrate data between PCM and **DRAM**

PCM-based Main Memory (II) How should PCM-based (main) memory be

organized?



- Pure PCM main memory [Lee et al., ISCA'09, Top Picks'10]:
 - How to redesign entire hierarchy (and cores) to overcome PCM shortcomings

An Initial Study: Replace DRAM with

- PCM
 Lee, Ipek, Mutlu, Burger, "Architecting Phase Change Memory as a Scalable DRAM Alternative," ISCA 2009.
 - Surveyed prototypes from 2003-2008 (e.g. IEDM,

Density

- \triangleright 9 12 F^2 using BJT
- □ 1.5× DRAM

Latency

Endurance


- → 1E-08× DRAM


Energy

- \triangleright 40 μ A Rd, 150 μ A Wr

Results: Naïve Replacement of DRAM with PCM

- Replace DRAM with PCM in a 4-core, 4MB L2 system
- PCM organized the same as DRAM: row buffers, banks, peripherals
- 1.6x delay, 2.2x energy, 500-hour average lifetime






 Lee, Ipek, Mutlu, Burger, "Architecting Phase Change Memory as a Scalable DRAM Alternative," ISCA 2009.

Architecting PCM to Mitigate

- Shortcomings
 Idea 1: Use multiple narrow row buffers in each PCM chip
 - → Reduces array reads/writes → better endurance, latency, energy


- Idea 2: Write into array at cache block or word granularity
 - → Reduces unnecessary wear




Results: Architected PCM as Main

Menay, Y.0x energy, 5.6-year average lifetime

Scaling improves energy, endurance, density





- Caveat 1: Worst-case lifetime is much shorter (no guarantees)
- Caveat 2: Intensive applications see large performance and energy hits
- Caveat 3: Optimistic PCM parameters?

PCM As Main Memory

Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger,
 "Architecting Phase Change Memory as a Scalable DRAM Alternative"

Proceedings of the <u>36th International Symposium on Computer</u>
<u>Architecture</u> (ISCA), pages 2-13, Austin, TX, June 2009. <u>Slides (pdf)</u>

Architecting Phase Change Memory as a Scalable DRAM Alternative

Benjamin C. Lee† Engin Ipek† Onur Mutlu‡ Doug Burger†

†Computer Architecture Group Microsoft Research Redmond, WA {blee, ipek, dburger}@microsoft.com ‡Computer Architecture Laboratory Carnegie Mellon University Pittsburgh, PA onur@cmu.edu

Review #5

Flipping Bits in Memory Without Accessing Them

Yoongu Kim et al., ISCA 2014

CSC 2224: Parallel Computer Architecture and Programming Advanced Memory

Prof. Gennady Pekhimenko
University of Toronto
Fall 2020

The content of this lecture is adapted from the slides of Vivek Seshadri, Yoongu Kim, and lectures of Onur Mutlu @ ETH and CMU